Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Renesas Electronics/R7FA6M1AD/RTC/RFRL#0x0
Frequency Register L
Frequency Comparison Value(b15-b0) To generate the operating clock from the main clock, this bit sets the comparison value of the 128-Hz clock cycle.
https://github.com/cmsis-svd/cmsis-svd-data